Return to Article Details Development of Logical PLD-FPGA Element for DNF Implementation Download Download PDF